

SHEET INDEX

CONTENTS	SHEET NO.	SHEET ISSUE
SHEET INDEX	1	2
SUPPORTING INFORMATION		
NOTES		
USED-ON TABLE		
CURRENT DRAIN		
RECORD OF CHANGES		
CIRCUIT SCHEMATIC	2	2
COMPONENT LIST	3	2
CIRCUIT DESCRIPTION	4	2

SYMBOL
BUFFER A
ELEMENT IDENT
A

TERM. NO.	FUNCT.	TERM.	LOC.	TERM. NO.	FUNCT.	TERM.	LOC.
ACK10	I	308	247	1NF120	#	213	347
BLK CORR	I	005	348	1NF130	#	306	349
BPFL0	I	207	349	1NF140	#	206	349
SR0	I	004	248	1NF150	#	300	342
BUSV0	I	102	243	1N190	#	017	348
CL4	I	305	247	LC1P1	#	203	345
GP00	I	019	246	LF000	#	215	347
1AKT0	I	008	349	1N151	#	204	340
1NF000	I	013	241	RD0	#	205	240
1NF010	I	113	241	RT, AC RAD	#	003	245
1NF020	I	014	241	RT, AD RAD	#	100	246
1NF030	I	114	241	RT, AD RAD	#	002	246
1NF040	I	012	241	ST, CL AD	#	108	241
1NF050	I	112	240	ST, UP F0	#	212	346
1NF060	I	217	347	SWB1	#	009	344
1NF100	I	216	347	SYNCO	#	103	242
1NF110	I	011	346	TG, SEQ1	#	010	345
1NF120	I	313	346	UNLRAD0	#	209	346
1NF130	I	007	340	WAT0	#	015	244
1NF140	I	106	340	+5	P	000, 119	242
1NF150	I	006	340	GR0	G	200, 319	244
1N1T0	I	107	241				
LDPCAD0	I	318	246				
PE1	I	001	240				
RC0	I	118	242				
RD0	I	115	243				
SD0	I	018	242				
SC0	I	116	243				
SP1LLO	I	104	342				
C, SH1	#	105	344				
CLC01	#	309	341				
CLC11	#	008	341				
CTC1	#	111	344				
DV, FILL1	#	110	340				
END0	#	109	345				
END	#	304	240				
GPO	#	117	246				
TDND	#	016	248				
1NF060	#	101	343				
1NF070	#	102	343				
1NF080	#	201	342				
1NF090	#	315	348				
1NF100	#	314	348				
1NF110	#	214	348				

RECORD OF CHANGES

DATE	PREV	STO	HYD	SEE
ISS	FURN		DISC	NOTE

SYSTEMS	DESIGN
LISTED ON	CONTENTS
COMMON	IN
SYSTEMS	

CURRENT DRAIN: 380mA

NOTES:

1. GROUP RETURN

2. UNLESS OTHERWISE SPECIFIED:
RESISTANCE VALUES ARE IN OHMS
CAPACITANCE VALUES ARE IN MICROGRAMS
VALUES PRECEDED BY THE SYMBOL "(PL 5)"
OR "(MINUS)" ARE IN VOLTS


3. BATTERY AND GROUND TERMINALS FOR INTEGRATED CIRCUITS

IC	BAT.	GRD
CODE	TERM.	TERM.
AT02	16	7, 8
AT0P	16	8
AT0R	16	7, 8
AT0C	16	8
AT0D	16	8
AT0E	16	7, 8
AT0F	16	8
AT0G	16	7, 8
AT0H	16	7, 8
AT0I	16	8
AT0J	16	8
AT0K	16	8
AT0L	16	8
AT0M	16	8
AT0N	16	8
AT0O	16	8
AT0P	16	8
AT0Q	16	8
AT0R	16	8
AT0S	16	8
AT0T	16	8
AT0U	16	8
AT0V	16	8
AT0W	16	8
AT0X	16	8
AT0Y	16	8
AT0Z	16	8

4. BATTERY AND GROUND TERMINALS FOR THIS CIRCUIT PACK ARE AS FOLLOWS:

FUNCTION	TERMINAL
+5	000, 119
GRD	200, 319

5. HORIZONTAL MOUNTING CENTERS AT 0.50 INCH.

6. INTEGRATED CIRCUIT LOCATION GUIDE:
(COMPONENT SIDE SHOWN)

UNMARKED COMPONENTS ARE FILTER CAPACITORS

SUPPORTING INFORMATION

CATEGORY	NO.
CIRCUIT PACK CODE	JK10
CONNECTOR ON FRAME	947C OR 947A
SERIES FOR LATEST CLASS A CHANGE, (EARLY HIGHER SERIES IS ACCEPTABLE).	
ACCEPTABLE SERIES	1

SHEET INDEX NOTES

- WHEN CHANGES ARE MADE IN THIS DRAWING ONLY THOSE SHEETS AFFECTED WILL BE REISSUED.
- THIS SHEET INDEX WILL BE REISSUED AND BROUGHT UP TO DATE EACH TIME ANY SHEET OF THE DRAWING IS REISSUED, OR A NEW SHEET IS ADDED.
- THE ISSUE NUMBER ASSIGNED TO A CHANGED OR NEW SHEET WILL BE THE SAME ISSUE NUMBER AS THAT OF THE FIRST SHEET
- SHEETS THAT ARE NOT CHANGED WILL RETAIN THEIR EXISTING ISSUE NUMBER.
- THE LAST ISSUE NUMBER OF THE FIRST SHEET INDEX IS RECOGNIZED AS THE LATEST ISSUE NUMBER OF THE DRAWING AS A WHOLE.

NOTICE—NOT FOR USE OR DISCLOSURE OUTSIDE THE BELL SYSTEM EXCEPT UNDER WRITTEN AGREEMENT.

JK10 CIRCUIT PACK

BUFFER A
CIRCUIT

1N10

AT100

2

CPS-JK10
4 SHEETS


BELL TELEPHONE LABORATORIES

65

PART OF CPS JK10

LOOPER A

CPS-JK10



BUFFER A



PART OF CPS JK10 BUFFER A

COMPONENT LIST

INTEGRATED CIRCUIT

LOC CODE ELER	IC1 41CA	IC2 41CA	IC3 41CA	IC4 41CA	IC5 41BP	IC6 41BP	IC7 41BP	IC8 41CA	IC9 41U	IC10 41CF	IC11 41BP	IC12 41BP												
IO	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC												
A	GPO	266	ST.TFPO	368	ST.ACTO	369	ST.RYDQ	362	GPR1	286	ITP1	367	STATUS1B	275	SYNCO	262	STP.MTD	276	STATE1	366	HIGH1	368	C.NR1	369
B	LDQMO	268	ST.ULQD	368	ROYD	260	ST.FILO	362	RC1	262	LDQMO	268	ST.FILO	362	STYLL1	362	STYLL1	362	STYLL1	362	STYLL1	362	STYLL1	362
C	WITD	264	ST.STPD	367	END	260	ST.PTID	363	E.SST1	263	STYLL1	362	STYLL1	362	STYLL1	362	STYLL1	362	STYLL1	362	STYLL1	362	STYLL1	362
D	INTPO	268	ST.LDO	368	ST.BFLO	369	ST.BRO	363	RD1	263	UNL.BRO	364	CLK1	207										
E									SD1	262	UNL.BRO	364	ACCT1	207										
F									GP.RSD	264	LDQMO	268	STATUS1A	275										

LOC CODE ELER	IC13 41U		IC14 41U		IC15 41U		IC16 41U		IC17 41CE		IC18 41U		IC19 41RE		IC20 41EH		IC21 41EG		IC22 41BR		IC23 4132	
ID	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC
A	E.RDQ	263	C.STCD	364	CLC01	361	D.CMDQ	380	D.36CD1	261	SHNC1	272	OLYCL10	264	AL11	270	IMPDIC	201	C.57C1	364	CL.B80	361
B	BF.WTD	264	E.STUPO	363	CLC00	361			OV.FLL1	360	OV.FLL1	360	OLYCL16	206	MMSTAD	300	EPCLC1	206	SHP1	298	CL.B80	361
C	E.SSD	203	ERT	270	CLC10	361			16.SEQ1	363	16.SEQ1	363			RLK.W1D	300	TOEN1	278	SHP1	364	CL.B80	361
D	E.RCD	262	E.UNLRO	363	CLC11	361			L.STA1	304	L.STA1	304			RLCAND	262	IMPD51	280	CL.B81	363		
E																						
F																						
G																						

CAPACITOR

DESIG	CODE
(4) C1-C4	6018, 5
(23) C5-C27	KS-19774 L1A, L1

RESISTOR

DESIG	CODE
(2) R1, R2	KS-20616 L1A, L1A, 400
R3	KS-20616 L1A, 1M0
R4	KS-20616 L1A, L1A, 400

CIRCUIT DESCRIPTION

CIRCUIT PACK JK10 HANDLES THE BUFFER ADDRESS AND COMMAND DECODING AND HANDSHAKING ON THE COMMON PARALLEL BUS. BUFFER ADDRESS (G010) APPEARING ON BUS LEADS INFOOD-INFO50 IS DECODED BY D.36CD1 CAUSING THE ADDRESS P/F TO GO TO 1 AS WELL AS THE LEADING EDGE OF RCD. SELECTING THE BUFFER AND UNLASHING COMMAND INPUTS SDO, RSD, AND STDO AS CLEARED BY THE END OUTPUT. THE BUFFER IS DESELECTED (G000 IS SET) EITHER BY INTD OR BY AN AC ACCOMPANYING A NONBUFFER DEVICE CODE. AN ADDRESSED CIRCUIT RETURNS SYNC IN RESPONSE TO RCD, SDO, RSD, OR STDO AND NEGATES SYNC FOLLOWING THE REMOVAL OF THE COMMAND SIGNAL. END IS ASSERTED BY RCD AND IS HELD TRUE BY A PARITY ERROR INDICATION (PE1 TRUE).

THE RECEPTION OF AN STDO LITES STATUS INFORMATION ONTO THE BUS AND ASSERTS WAITO AND PARITY GENERATE REQUEST GPO IN ADDITION TO SYNC. THE NEXT FALLING EDGE OF CLK SETS DLYCLAT1A AND THE FOLLOWING RISING EDGE SETS DLYCLAT1B, CUTTING OFF GPO. THE PARITY GENERATION CIRCUITS IN THE BUS TERMINATOR RESPOND BY ASSERTING GPO WHICH REMOVES STATUS INFORMATION FROM THE BUS AND INHIBITS THE BUFFER WAITO. THE DELAY CHAIN IS CLEARED WHEN STDO IS REMOVED.

RSD CLOCKS INFORMATION ON THE PARALLEL BUS INTO THE INTERMEDIATE TRANSFER REGISTER, ITR, ON JET2 VIA LEAD LOITR1. SDO GATES THE ITR ONTO THE BUS VIA LEAD ENDO.

WAITO IS ASSERTED WHEN BUSO IS ACTIVE AND THE BUFFER IS SELECTED BUT MAY BE BLOCKED AT GATE BLK.WTD BY COMMAND DECODER (D.CMDQ) OUTPUT 7. INTDPO IS ASSERTED WHEN BUS IS ACTIVE AND THE STATE REGISTER ITP.BY BIT IS NOT SET. AN INTERRUPT CONDITION ENABLES BUFFER INTERRUPT IDENTIFICATION GATE IDEND IN RESPONSE TO AN RCD COMMAND.

D.CMDQ DECODES THE INFORMATION ON INFO30-INFO50 WHEN RCD IS ON TO ACTIVATE 1 OUT OF 8 DECODER OUTPUTS. OUTPUT 7 PREVIOUSLY MENT-ONED IS USED IN CONNECTION WITH A MOP COMMAND.

OUTPUT 5 CLOCKS THE BIT PATTERN ON LEADS INFO00-INFO10 INTO THE 4-BIT STATE REGISTER STATE1. THE STATE REGISTER CONTROLS THE STATES OF LEADS STUPO, UNLROD, LEADQ, INT.BY1 WHICH INDICATE THE TYPE OF OPERATION TO BE PERFORMED ON THE OFF-LINE BUFFER. OUTPUT 4 ASSERTS SHAL, TOGGING THE ACT P/F ON JET1 AND EFFECTING A BUFFER SWITCH. OUTPUT 3 CLOCKS THE CL.BRO P/F WHICH ASSERTS C.MAT, CLEARING THE SR FLAC ON JET1. CL.BRO P/F MAY BE HELD SET BY AN ACTIVE LEVEL ON V.CM1. OUTPUT 2 ASSERTS EITHER CLC01 OR CLC02 TO CLE- THE BUFFER COUNTER INDICATED BY THE STATE OF 1ACDQ. OUTPUT 1 ASSERTS DLY.FLL1 RESULTING IN A CC-INITIATED ON-LINE BUFFER FILL OPERATION. OUTPUT 0 PERFORMS BUFFER INITIALIZATION (AS DOES LEAD INTD) BY RESETTING STATE1, CLEARING BOTH ON-LINE AND OFF-LINE BUFFER COUNTERS VIA CLC01 AND CLC02, AND ASSERTING WAITO1. OUTPUT 0 OF D.CMDQ IS NOT USED.

CSTC1 CLEARS THE STUFF SEQUENCE COUNTER C.MAT1 WHILE THE LEAD BIT IN THE STATE REGISTER IS BEING SET. TO.SDOO STARTS OFF-LINE SEQUENCING ON JET1 IF EITHER TSL STATE REGISTER STUFF OR UNLROD BIT IS BEING SET OR IF RSD ON SDO IS ACTIVE.

D.CMDQ TRUTH TABLE
(SSNOME, RCD ACTIVE)

INFO50	INFO40	INFO30	ASSUMED OUTPUT
0	0	0	7
0	0	1	3
0	1	0	5
0	1	1	1
1	0	0	6
1	0	1	2
1	1	0	4
1	1	1	0

JK10 CIRCUIT PACK

BELL TELEPHONE LABORATORIES

CPS-JK10
SHEET 4

65

201